Sorry, you need to enable JavaScript to visit this website.
office.cense@iisc.ac.in | +91-80-2293 3276/ +91-80-2293 3291 | Sitemap

Publications

Found 3 results
Author [ Title(Desc)] Type Year
Filters: Keyword is Threshold voltage  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
D
A. Medury, Mercha, K. , Ritzenthaler, R. , De Keersgieter, A. , Chiarella, T. , Collaert, N. , Bhat, N. , and Bhat, K. N. , Device scaling model for bulk FinFETs, in 2012 13th International Conference on Ultimate Integration on Silicon (ULIS), 2012, pp. 113-116.
M
A. S. Medury, Majumdar, K. , Bhat, N. , and Bhat, K. N. , Modeling the threshold voltage of ultra-thin-body(UTB) long channel symmetric double-gate (DG) MOSFETs, in Semiconductor Device Research Symposium, 2009. ISDRS '09. International, 2009, pp. 1-2.
S
R. Baby, Reshma, K. , Chandrasekar, H. , Muralidharan, R. , Raghavan, S. , and Nath, D. N. , Study of TaN-gated p-GaN E-mode HEMT, IEEE Transactions on Electron Devices, vol. 70, pp. 1607–1612, 2023.