B. P. Harish, Bhat, N. , and Patil, M. B. ,
“On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology”,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, pp. 606-614, 2007.
P. K. Saxena and Bhat, N. ,
“SEU reliability improvement due to source-side charge collection in the deep-submicron SRAM cell”,
IEEE Transactions on Device and Materials Reliability, vol. 3, pp. 14-17, 2003.