Sorry, you need to enable JavaScript to visit this website.
office.cense@iisc.ac.in | +91-80-2293 3276/ +91-80-2293 3291 | Sitemap

Publications

Found 3 results
Author [ Title(Desc)] Type Year
Filters: Keyword is Semiconductor device modeling  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
D
A. Medury, Mercha, K. , Ritzenthaler, R. , De Keersgieter, A. , Chiarella, T. , Collaert, N. , Bhat, N. , and Bhat, K. N. , Device scaling model for bulk FinFETs, in 2012 13th International Conference on Ultimate Integration on Silicon (ULIS), 2012, pp. 113-116.
I
N. Bhat, Jayaraman, B. , Pratap, R. , Bagga, S. , and Mohan, S. , Integrated CMOS gas sensors, in Electron Devices and Semiconductor Technology, 2009. IEDST '09. 2nd International Workshop on, 2009, pp. 1-5.
P
B. P. Harish, Bhat, N. , and Patil, M. B. , Process Variability-Aware Statistical Hybrid Modeling of Dynamic Power Dissipation in 65 nm CMOS Designs, in Computing: Theory and Applications, 2007. ICCTA '07. International Conference on, 2007, pp. 94-98.