Sorry, you need to enable JavaScript to visit this website.
office.cense@iisc.ac.in | +91-80-2293 3276/ +91-80-2293 3291 | Sitemap

Publications

Found 7 results
[ Author(Desc)] Title Type Year
Filters: Keyword is contact resistance  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
B
S. Bhattacharjee, Ganapathi, K. Lakshmi, Nath, D. N. , and Bhat, N. , “Intrinsic limit for contact resistance in exfoliated multilayered MoS 2 FET”, IEEE Electron Device Letters, vol. 37, pp. 119–122, 2016.
S. Bhattacharjee, Ganapathi, K. L. , Nath, D. N. , and Bhat, N. , “Intrinsic Limit for Contact Resistance in Exfoliated Multilayered MoS2 FET”, IEEE Electron Device Letters, vol. 37, pp. 119-122, 2016.
S. Bhattacharjee, Ganapathi, K. Lakshmi, Nath, D. N. , and Bhat, N. , “Surface state engineering of metal/MoS 2 contacts using sulfur treatment for reduced contact resistance and variability”, IEEE Transactions on Electron Devices, vol. 63, pp. 2556–2562, 2016.
S. Bhattacharjee, Ganapathi, K. L. , Nath, D. N. , and Bhat, N. , “Surface State Engineering of Metal/MoS2 Contacts Using Sulfur Treatment for Reduced Contact Resistance and Variability”, IEEE Transactions on Electron Devices, vol. 63, pp. 2556-2562, 2016.
G
K. L. Ganapathi, Bhattacharjee, S. , Mohan, S. , and Bhat, N. , “High-Performance HfO2 Back Gated Multilayer MoS2 Transistors”, IEEE Electron Device Letters, vol. 37, pp. 797-800, 2016.
K. Lakshmi Ganapathi, Bhattacharjee, S. , Mohan, S. , and Bhat, N. , “High-performance HfO 2 back gated multilayer MoS 2 transistors”, IEEE Electron Device Letters, vol. 37, pp. 797–800, 2016.
P
P. S. Park, Krishnamoorthy, S. , Bajaj, S. , Nath, D. N. , and Rajan, S. , “Recess-Free Nonalloyed Ohmic Contacts on Graded AlGaN Heterojunction FETs”, IEEE Electron Device Letters, vol. 36, pp. 226-228, 2015.