Bit topology selection algorithm in design of highly accurate CMOS digital attenuator for phased array system