Sorry, you need to enable JavaScript to visit this website. | +91-80-2293 3276/ +91-80-2293 3291 | Sitemap

Effect of substrate transfer on performance of vertically stacked ultrathin MOS devices

TitleEffect of substrate transfer on performance of vertically stacked ultrathin MOS devices
Publication TypeJournal Article
Year of Publication2019
AuthorsNittala, PVamsi Kris, Sahoo, K, Bhat, N, Bhat, KN, Sen, P
JournalIEEE Transactions on Electron Devices
KeywordsBonding, glass, Metals, silicon, Stacking, Stress, Substrates

This paper presents a low-temperature process to transfer devices on ultrathin silicon layers from a parent substrate to a foreign substrate or stack. MOS devices were fabricated on silicon-on-insulator (SOI) wafer. The device wafer was then temporarily bonded on a carrier wafer. The handle layer was etched and the remaining ultrathin silicon device layer of ~1.4 μm was transferred to a foreign substrate using permanent bonding. Here, we explored two different bonding approaches, namely, 1) the gold-indium (Au-In) transient liquid phase (TLP) bonding and 2) the epoxy bonding. We demonstrate the advantages of epoxy bonding method over the TLP method. The unique characteristic of this epoxy bonding approach is its capability to vertically stack multiple thin silicon layers. Furthermore, we demonstrate three-layer stacking of the ultrathin silicon layers with functional metal-oxide-semiconductor field-effect transistors in each layer. Electrical characterization results of nMOS/pMOS devices in each layer is presented and compared for before and after transfer. Changes in measured device performance before and after stacking are studied using simulations. The maximum process temperature in this approach is 150 °C, which is considerably lower than those reported in the literature. This result demonstrates the feasibility of multilayer low-temperature stacking.