Sorry, you need to enable JavaScript to visit this website.
office.cense@iisc.ac.in | +91-80-2293 3276/ +91-80-2293 3291 | Sitemap

Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique

0
TitleAdaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique
Publication TypeJournal Article
Year of Publication2009
AuthorsJeyasingh, RGD, Bhat, N, Amrutur, B
JournalIEEE Transactions on VLSI Systems
Research Area: 
Electronics