Sorry, you need to enable JavaScript to visit this website.
office.cense@iisc.ac.in | +91-80-2293 3276/ +91-80-2293 3291 | Sitemap

On A Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance

TitleOn A Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance
Publication TypeJournal Article
Year of Publication2007
AuthorsHarish, BP, Bhat, N, Patil, MB
JournalIEEE Transactions on Computer Aided Design of Integrated Circuits and Systems
Volume26
Pagination606–614
Research Area: