Sorry, you need to enable JavaScript to visit this website.
office.cense@iisc.ac.in | +91-80-2293 3276/ +91-80-2293 3291 | Sitemap

Process technique for SEU reliability improvement of deep sub-micron SRAM cell

TitleProcess technique for SEU reliability improvement of deep sub-micron SRAM cell
Publication TypeJournal Article
Year of Publication2003
AuthorsSaxena, PK, Bhat, N
JournalSolid-State Electronics
Volume47
Pagination661–664
Date Publishedapr
Research Area: