Sorry, you need to enable JavaScript to visit this website.
office.cense@iisc.ac.in | +91-80-2293 3276/ +91-80-2293 3291 | Sitemap

Publications

Found 1 results
[ Author(Desc)] Title Type Year
Filters: Keyword is multiplier circuit  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
H
B. P. Harish, Bhat, N. , and Patil, M. B. , Process Variability-Aware Statistical Hybrid Modeling of Dynamic Power Dissipation in 65 nm CMOS Designs, in Computing: Theory and Applications, 2007. ICCTA '07. International Conference on, 2007, pp. 94-98.