I. Raja, Banerjee, G. , Zeidan, M. A. , and Abraham, J. A. ,
“A 0.1 #x2013;3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS”,
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, pp. 1975-1983, 2016.
V. Khatri and Banerjee, G. ,
“A 0.25-3.25-GHz Wideband CMOS-RF Spectrum Sensor for Narrowband Energy Detection”,
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. PP, pp. 1-12, 2016.
S. Mukhopadhyay, Mitra, S. , Ding, Y. I. Ming, Ganapathi, K. L. , Misra, D. , Bhat, N. , Tapily, K. , Clark, R. D. , Consiglio, S. , Wajda, C. S. , and , ,
“Effect of post plasma oxidation on Ge gate stacks interface formation”,
ECS Transactions, vol. 72, pp. 303–312, 2016.
K. V. L. V. Narayanachari, Chandrasekar, H. , Banerjee, A. , Varma, K. B. R. , Ranjan, R. , Bhat, N. , and Raghavan, S. ,
“Growth stress induced tunability of dielectric permittivity in thin films”,
Journal of Applied Physics, vol. 119, p. 014106, 2016.
K. V. L. V. Narayanachari, Chandrasekar, H. , Banerjee, A. , Varma, K. B. R. , Ranjan, R. , Bhat, N. , and Raghavan, S. ,
“Growth stress induced tunability of dielectric permittivity in thin films”,
Journal of Applied Physics, vol. 119, p. 014106, 2016.
K. Lakshmi Ganapathi, Bhattacharjee, S. , Mohan, S. , and Bhat, N. ,
“High-performance HfO 2 back gated multilayer MoS 2 transistors”,
IEEE Electron Device Letters, vol. 37, pp. 797–800, 2016.
K. Lakshmi Ganapathi, Bhattacharjee, S. , Mohan, S. , and Bhat, N. ,
“High-performance HfO 2 back gated multilayer MoS 2 transistors”,
IEEE Electron Device Letters, vol. 37, pp. 797–800, 2016.
K. L. Ganapathi, Bhattacharjee, S. , Mohan, S. , and Bhat, N. ,
“High-Performance HfO2 Back Gated Multilayer MoS2 Transistors”,
IEEE Electron Device Letters, vol. 37, pp. 797-800, 2016.
K. L. Ganapathi, Bhattacharjee, S. , Mohan, S. , and Bhat, N. ,
“High-Performance HfO2 Back Gated Multilayer MoS2 Transistors”,
IEEE Electron Device Letters, vol. 37, pp. 797-800, 2016.
S. Bhattacharjee, Ganapathi, K. L. , Nath, D. N. , and Bhat, N. ,
“Intrinsic Limit for Contact Resistance in Exfoliated Multilayered MoS2 FET”,
IEEE Electron Device Letters, vol. 37, pp. 119-122, 2016.