H. C. Srinivasaiah and Bhat, N. ,
“Mixed Mode Simulation Approach to Characterize the Circuit Delay Sensitivity to Implant Dose Variations”,
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 22, pp. 742–747, 2003.
H. C. Srinivasaiah and Bhat, N. ,
“Monte Carlo Analysis of the Implant Dose Sensitivity in 0.1 nm NMOSFET”,
Solid-State Electronics, vol. 47/8, pp. 1379–1383, 2003.
P. K. Saxena and Bhat, N. ,
“Process technique for SEU reliability improvement of deep sub-micron SRAM cell”,
Solid-State Electronics, vol. 47, pp. 661–664, 2003.
P. K. Saxena and Bhat, N. ,
“SEU reliability improvement due to source-side charge collection in the deep-submicron SRAM cell”,
IEEE Transactions on Device and Materials Reliability, vol. 3, pp. 14-17, 2003.